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Abstract
Machine learning continues to play a critical role in our society. The ability to automatically identify intricate relationships in large volumes of data has proven incredibly useful for problems such as automatic speech recognition and image processing.
In particular, neural networks have become increasingly popular in a wide set of
application domains, given their ability to solve complex problems and process highdimensional data. However, the impressive performance of state-of-the-art neural
networks comes at the cost of large area and power consumption for the computation resources used in training and inference. As a result, a growing area of research
concerns hardware implementations of neural networks.
This work proposes a hardware-friendly design for a time-delay reservoir (TDR),
a type of recurrent neural network. TDRs represent one class of reservoir computing
neural network topologies, which employ random spatio-temporal feature extraction
from time series data in order to produce a linearly separable set of features. Reservoir computing topologies differ from traditional recurrent neural networks because
their recurrent weights are fixed, and the only the feedforward output weights need to
be trained, usually with linear regression. Previous work on TDRs includes photonic
implementation, software implementation, and both digital and analog electronic implementations. This work adds to the body of previous research by exploring the
design space of a novel TDR based on single-input signature registers (SISRs), which
are common digital circuits used for built-in self-test. The work is motivated by the
structural similarity (delayed feedback loop) between TDRs and SISRs, and the possibility of dual-purpose of SISRs for conventional testing as well as machine learning
within a single chip. The proposed designs can perform classification on multivariate
datasets and perform better than a traditional TDR with quantized reservoir states
for parity check, MNIST classification, and temperature prediction tasks.
Classification accuracies of up to 100% were observed for some configurations of
iv

the SISR for the parity check task and accuracies of up to 85% were observed for
MNIST classification. We also observe overfitting on a temperature prediction task
with longer data sequences and provide analyses of the results based on the reservoir
dynamics, as measured by the rate of divergence between SISR states and the SISR
period.

v

Contents

Signature Sheet

i

Acknowledgments

ii

Dedication

iii

Abstract

iv

Table of Contents

vi

List of Figures

viii

List of Tables

1

1 Introduction

2

2 Background
2.1 Reservoir Computing . . . . . .
2.2 Time-delay reservoirs . . . . . .
2.3 BroadESN . . . . . . . . . . . .
2.4 Linear Feedback Shift Registers
2.5 SISRs . . . . . . . . . . . . . .

.
.
.
.
.

6
6
8
13
14
16

.
.
.
.
.
.
.
.

18
18
18
19
21
21
22
26
28

4 Results and Analysis
4.1 Separability testing . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2 Parity check . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

30
30
37

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

.
.
.
.
.

3 Methodology
3.1 SISR-based TDR . . . . . . . . . . . . . . . . . .
3.1.1 Single-bit TDR . . . . . . . . . . . . . . .
3.1.2 Multi-bit TDR . . . . . . . . . . . . . . .
3.2 Datasets . . . . . . . . . . . . . . . . . . . . . . .
3.2.1 Parity check . . . . . . . . . . . . . . . . .
3.2.2 MNIST Dataset . . . . . . . . . . . . . . .
3.2.3 Minimum daily temperature in Melbourne
3.3 Simulation setup . . . . . . . . . . . . . . . . . .

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

.
.
.
.
.

.
.
.
.
.
.
.
.

vi

CONTENTS

4.3
4.4
4.5

Single SISR MNIST dataset . . . . . . . . . . . . . . . . . . . . . . .
Multi SISR MNIST dataset . . . . . . . . . . . . . . . . . . . . . . .
Minimum temperature dataset . . . . . . . . . . . . . . . . . . . . . .

54
61
67

5 Conclusion
5.1 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.2 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

81
81
82

Bibliography

84

vii

List of Figures

2.1
2.2

2.3
2.4
2.5
2.6

2.7

3.1

Structure of a reservoir layer . . . . . . . . . . . . . . . . . . . . . . .
Use of a time-delayed feedback loop as a replacement for a recurrent
layer in a neural network. (a) shows a traditional recurrent neural
network with neurons that have fixed sparse connections. (b) shows
the use of a feedback loop where each delayed output of the node is
treated as a virtual node, with the current state of all virtual nodes
making up the total state of the layer [1] . . . . . . . . . . . . . . . .
TDR implemented using stochastic logic in an FPGA [2] . . . . . . .
TDR implemented using basic logic gates [3] . . . . . . . . . . . . . .
General Architecture of BroadESN . . . . . . . . . . . . . . . . . . .
(A) Illustrates an external XOR LFSR. The output of storage element
S 3 is XOR’d with the output of storage element S 1, which is used as
the input to S 0. (B) Illustrates an internal XOR LFSR, where output
of S 3 is used as the input to S 0. Additionally, the output of S 3 is
XOR’d with the output of S 1 to be used as the input to S 2 . . . .
(A) Illustrates an external XOR SISR. The output of storage element
S 3 is XOR’d with the output of storage element S 1, which is finally
XOR’d with the next input to be used as the input to S 0. (B) Illustrates an internal XOR SISR, where output of S 3 is XOR’d with the
next input to be used as the input to S 0. Additionally, the output of
S 3 is XOR’d with the output of S 1 to be used as the input to S 2 .
A SISR annotated to demonstrate similarities to a TDR. The part of
the circuit within the red boundary contains a feedback loop, with each
storage element acting as a virtual node. The part of the circuit within
the blue boundary acts as both the combination of previous outputs
with the current input and the nonlinear function performed on the
combined data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7

9
11
11
13

15

17

18

viii

LIST OF FIGURES

3.2

3.3

3.4
3.5
3.6
3.7
4.1
4.2
4.3

(A) Illustrates an external XOR MISR. The output of storage element
S 3 is XOR’d with the output of storage element S 1, which is finally
XOR’d with the next input to be used as the input to S 0. (B) Illustrates an internal XOR MISR, where output of S 3 is XOR’d with the
next input to be used as the input to S 0. Additionally, the output of
S 3 is XOR’d with the output of S 1 to be used as the input to S 2 .
Images of hand-drawn digits from the MNIST dataset. The numbers
shown are, in order from left to right, top to bottom: 5, 0, 4, 1, 9, 2,
1, 3, 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Downsampled images from the MNIST dataset. The numbers shown
are the same as the ones in Figure 3.3 . . . . . . . . . . . . . . . . . .
Thresholded and downsampled images from the MNIST dataset. The
numbers shown are the same as the ones in Figure 3.3 . . . . . . . . .
Thresholded and downsampled image MNIST dataset converted to a
bitstream . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Minimum daily temperatures in Melbourne, AU . . . . . . . . . . . .

Hamming distance over time of a maximal length order 40 SISR . . .
Hamming distance over time of a non-maximal length order 40 SISR
Hamming distance over time of a SISR with characteristic polynomial
x40 + x + 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.4 Hamming distance over time of a SISR with characteristic polynomial
x40 + x3 + 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.5 Hamming distance over time of a SISR with characteristic polynomial
x40 + x5 + 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.6 Hamming distance over time of a SISR with characteristic polynomial
x40 + x10 + 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.7 Hamming distance over time of a SISR with characteristic polynomial
x40 + x20 + 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.8 Average Hamming distance of order 40 SISRs with a single tap . . . .
4.9 Train accuracies of full-precision TDR with 64 virtual nodes for parity
check task on different length input sequences . . . . . . . . . . . . .
4.10 Test accuracies of full-precision TDR with 64 virtual nodes for parity
check task on different length input sequences . . . . . . . . . . . . .
4.11 Train accuracies of quantized TDR with 64 vritual nodes for a parity
check task on different length input sequences . . . . . . . . . . . . .

20

23
24
25
26
27
31
31
32
33
33
34
34
36
38
38
39

ix

LIST OF FIGURES

4.12 Test accuracies of quantized TDR with 64 virtual nodes for a parity
check task on different length input sequences . . . . . . . . . . . . .
4.13 Train accuracies of different width maximal length SISRs for a parity
check task on different length input sequences . . . . . . . . . . . . .
4.14 Test accuracies of different width maximal length SISRs for a parity
check task on different length input sequences . . . . . . . . . . . . .
4.15 Standard deviations of train accuracies of different width maximal
length SISRs for a parity check task on different length input sequences
4.16 Standard deviations of test accuracies of different width maximal length
SISRs for a parity check task on different length input sequences . . .
4.17 Train accuracies of different width non-maximal length SISRs for a
parity check task on different length input sequences . . . . . . . . .
4.18 Test accuracies of different width non-maximal length SISRs for a parity check task on different length input sequences . . . . . . . . . . .
4.19 Standard deviations of train accuracies of different width nonmaximal
length SISRs for a parity check task on different length input sequences
4.20 Standard deviations of test accuracies of different width nonmaximal
length SISRs for a parity check task on different length input sequences
4.21 Train accuracies of order 64 SISRs with a single tap for a parity check
task on different length input sequences . . . . . . . . . . . . . . . . .
4.22 Test accuracies of order 64 SISRs with a single tap for a parity check
task on different length input sequences . . . . . . . . . . . . . . . . .
4.23 Standard deviations of train accuracies of order 64 SISRs with a single
tap for a parity check task on different length input sequences . . . .
4.24 Standard deviations of test accuracies of order 64 SISRs with a single
tap for a parity check task on different length input sequences . . . .
4.25 Training accuracies of order 64 SISRs with a single tap for the parity check task vs. the average Hamming distance between minimally
different inputs. Correlation between accuracy and average Hamming
distance was determined to be -0.341 with a confidence interval of [0.493, -0.189] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.26 Testing accuracies of order 64 SISRs with a single tap for the parity check task vs. the average Hamming distance between minimally
different inputs. Correlation between accuracy and average Hamming
distance was determined to be -0.367 with a confidence interval of [0.523, -0.215] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

40
41
41
42
42
44
45
45
46
48
48
49
49

50

51
x

LIST OF FIGURES

4.27 Training accuracies of order 64 SISRs with a single tap for the parity
check task vs. total traversable states. The x-axis represents the log2
of the total states. Correlation between accuracy and total traversable
states was determined to be 0.058 with a confidence interval of [-0.425,
0.051] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.28 Testing accuracies of order 64 SISRs with a single tap for the parity
check task vs. total traversable states. The x-axis represents the log2
of the total states. Correlation between accuracy and total traversable
states was determined to be -0.199 with a confidence interval of [-0.425,
0.302] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.29 Training accuracies of order 40 SISRs with a single tap for the MNIST
dataset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.30 Testing accuracies of order 40 SISRs with a single tap for the MNIST
dataset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.31 Training accuracies of order 40 SISRs with a single tap for the MNIST
dataset vs. the average Hamming distance between minimally different
inputs. Correlation between accuracy and total traversable states was
determined to be 0.111 with a confidence interval of [-0.212, 0.412] . .
4.32 Testing accuracies of order 40 SISRs with a single tap for the MNIST
dataset vs. the average Hamming distance between minimally different
inputs. Correlation between accuracy and total traversable states was
determined to be 0.084 with a confidence interval of [-0.237, 0.400] . .
4.33 Training accuracies of order 40 SISRs with a single tap for the MNIST
dataset vs. the total number of states traversable by the SISR. The
x-axis represents the log2 of the total states. Correlation between accuracy and total traversable states was determined to be 0.764 with a
confidence interval of [0.592, 0.870] . . . . . . . . . . . . . . . . . . .
4.34 Testing accuracies of order 40 SISRs with a single tap for the MNIST
dataset vs. the total number of states traversable by the SISR. The
x-axis represents the log2 of the total states. Correlation between accuracy and total traversable states was determined to be 0.781 with a
confidence interval of [0.619, 0.880] . . . . . . . . . . . . . . . . . . .
4.35 Training accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.36 Testing accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

52

53
55
55

57

58

59

60
62
62
xi

LIST OF FIGURES

4.37 Training accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset vs. the average Hamming distance between minimally
different inputs. Correlation between accuracy and total traversable
states was determined to be -0.239 with a confidence interval of [0.516,
0.082] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.38 Testing accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset vs. the average Hamming distance between minimally
different inputs. Correlation between accuracy and total traversable
states was determined to be -0.239 with a confidence interval of [-0.518,
0.077] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.39 Training accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset vs. the total number of states traversable by the SISR.
The x-axis represents the log2 of the total states. Correlation between
accuracy and total traversable states was determined to be 0.693 with
a confidence interval of [0.484, 0.828] . . . . . . . . . . . . . . . . . .
4.40 Testing accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset vs. the total number of states traversable by the SISR.
The x-axis represents the log2 of the total states. Correlation between
accuracy and total traversable states was determined to be 0.685 with
a confidence interval of [0.472, 0.823] . . . . . . . . . . . . . . . . . .
4.41 Actual train data (top) vs. predicted train data (bottom) for the minimum temperature dataset. Training was performed on a traditional
TDR, which used a sigmoid function and had 32 full-precision virtual
nodes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.42 Actual test data (top) vs. predicted test data (bottom) for the minimum temperature dataset. Training was performed on a traditional
TDR, which used a sigmoid function and had 32 full-precision virtual
nodes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.43 Actual train data (top) vs. predicted train data (bottom) for the minimum temperature dataset. Training was performed on a traditional
TDR, which used a sigmoid function and had 64 virtual nodes . . . .
4.44 Actual test data (top) vs. predicted test data (bottom) for the minimum temperature dataset. Training was performed on a traditional
TDR, which used a sigmoid function and had 64 virtual nodes . . . .

63

64

65

66

67

68

69

70

xii

LIST OF FIGURES

4.45 Actual train data (top) vs. predicted train data (bottom) for the minimum temperature dataset. Training was performed on a SISR-based
TDR with characteristic polynomial x64 + x + 1 . . . . . . . . . . . .
4.46 Actual test data (top) vs. predicted test data (bottom) for the minimum temperature dataset. Training was performed on a SISR-based
TDR with characteristic polynomial x64 + x + 1 . . . . . . . . . . . .
4.47 Actual test data (top) vs. predicted test data (bottom) for the minimum temperature dataset. Training was performed on a SISR-based
TDR with characteristic polynomial x64 + x32 + 1 . . . . . . . . . . .
4.48 Actual test data (top) vs. predicted test data (bottom) for the minimum temperature dataset. Training was performed on a SISR-based
TDR with characteristic polynomial x64 + x32 + 1 . . . . . . . . . . .
4.49 Correlation coefficients of training data for the minimum daily temperature dataset and the predicted data from SISRs with a single tap
4.50 Correlation coefficients of testing data for the minimum daily temperature dataset and the predicted data from SISRs with a single tap . .
4.51 Correlation coefficients of training data against predicted data vs. average Hamming distance between minimally different inputs. Correlation between accuracy and average Hamming distance was determined
to be -0.239 with a confidence interval of [-0.425, 0.052] . . . . . . . .
4.52 Correlation coefficients of testing data against predicted data vs. average Hamming distance between minimally different inputs. Correlation
between accuracy and average Hamming distance was determined to
be -0.201 with a confidence interval of [-0.050, 0.427] . . . . . . . . .
4.53 Correlation coefficients of training data against predicted data vs. total
traversable states between minimally different inputs. The x-axis represents the log2 of the total states. Correlation between accuracy and
total traversable states was determined to be 0.973 with a confidence
interval of [-0.364, 0.124] . . . . . . . . . . . . . . . . . . . . . . . . .
4.54 Correlation coefficients of training data against predicted data vs. total
traversable states between minimally different inputs. The x-axis represents the log2 of the total states. Correlation between accuracy and
total traversable states was determined to be -0.128 with a confidence
interval of [-0.364, 0.124] . . . . . . . . . . . . . . . . . . . . . . . . .

71

72

72

73
74
74

76

77

78

79

xiii

List of Tables

3.1

Tensorflow settings by task for the output layer trained on the SISRbased TDR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

29

1

Chapter 1
Introduction

As the field of machine learning has grown and evolved, new subdisciplines have been
created that specialize in niche domains. Different application spaces have prompted
the need for specialized forms of neural networks. For example, convolutional neural
networks [4][5][6] have become the standard for applications like object classification
and semantic segmentation. Other neural network topologies like recurrent neural
networks have strength in timeseries prediction and classification tasks. These include
standard recurrent networks like long short term memory (LSTM), as well as random
topologies like echo state networks (ESN) [7][8] and liquid state machines (LSM)
[9][8] for processing time series data. Each type of network excels for different types
of applications, with slight variations in design based on unique characteristics of
individual problems. However, one common element across neural networks is that
they require significant computation resources.
Software models of neural networks consume large amounts of resources due to
how they are implemented - through sequential code. One of the most popular machine learning machine learning libraries, Tensorflow, allows users to write the general
architecture of the network they want to run and performs all of the network setup
for the user. Since training and evaluating neural networks on traditional computer
hardware like general purpose processors or CPUs is slow, Tensorflow and many other
libraries have features that allow for use of a GPU to aid in training and evaluating
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a network. Many computational operations can be performed in parallel, making
this specialized hardware very useful for speeding up work involving neural networks
due to the large amount of processing in each network layer that does not have any
loop-carried dependencies. Even though high-end GPUs often require more power
than a CPU, the speed advantage and performance per Watt over purely sequential
processors is greatly desirable [10]. While this approach works for systems that can
have accelerators such as GPUs added to them, there is a large class of devices that
cannot benefit from these hardware improvements: “edge” devices.
Edge devices are a concept introduced with the advent of the “Internet of Things”
(IoT) [11], which uses communication between smaller “edge” devices and larger
central nodes to create a network of interconnected devices. These edge devices
are small energy-constrained systems that are used to relay information acquired
through sensors to a larger central system which performs the bulk of data processing.
However, in recent years there has been a move towards processing “on the edge”
which involves doing a fraction of the total processing on the edge device and relaying
the results a more powerful central node for further processing. Due to the size and
energy constraints of these devices, processing data on the edge requires low-power
solutions [12]. Performing tasks such as prediction and classification on edge devices
can relieve computational load on a central node which has to service multiple edge
devices. An excellent example of devices that can benefit from processing on the edge
is the ever-present smartphone. Our phones are constantly taking in data from the
world around us and analyzing it, such as how fast and far we walk, what we say, and
how we use our phone throughout the day. While it is desirable to read these analytics
on the phone itself, smartphones have relatively low computing power compared to a
desktop or laptop computer with hardware accelerators such as GPUs. Additionally,
smartphones have the constraint of a limited power supply; phones are meant to be
taken with us and only plugged in to charge periodically, so the power stored in the
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battery must be used sparingly. In order to meet the demand for machine learning
on smartphones and other resource-constrained devices, many new mobile processors
are coming equipped with accelerators such as GPUs which accommodate processing
more complex neural networks [13–15]. While these accelerators have been optimized
for energy efficiency due to the constrained environment they work in, they lag behind
desktop accelerators in computational power and still use large amounts of energy,
greatly decreasing battery life [16].
One solution to the problem of performing machine learning on resource-constrainted
devices has been the use of neuromorphic computing, a discipline which seeks to design circuits that mimic either biological neural activity or a specific neural network
architecture [17]. As shown in Haynes et al. [3], an implementation of a recurrent
neural network layer known as a time-delay reservoir (TDR) can be as simple as an
XOR3 gate and a series of inverter pairs. A TDR is a special form of a reservoir, which
is a recurrent neural network layer used to learn spatio-temporal features. Reservoirs
differ from traditional neural networks in that their internal weights are fixed, making
it easier to train models that use reservoirs. Since the weights are fixed, reservoirs
are conducive to hardware implementations where a component such as a fixed-value
resistor can be used as a weight. TDRs in particular are well-suited for hardware implementations because of their simplicity; a TDR only consists of a nonlinear function
and feedback loop, which can generally be implemented using fewer resources than a
full reservoir with a full activation function for each node in the system.
In this work, we explore the use of a single-input signature register (SISR) as
a reservoir. A SISR is a digital construct that possesses similar characteristics to
a time-delay reservoir and can be used as a drop-in replacement for one. Both a
TDR and SISR contain a nonlinear function where the input is the combination of
the next point in a sequence of data combined with the time-delayed output of the
system. Due to the similarities between these two systems, we propose an SISR-based
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implementation of a TDR that minimizes resource usage. A SISR-based TDR would
portable to edge devices due to the small amount of resources needed to implement
one; the only components required are flip-flops and XOR logic gates, removing the
need for ADCs and DACs [1] or complex FPGA logic [2].
The contributions of this thesis are as follows:
• Design a novel time-delay reservoir based on a single-input singature register.
• Compare the performance of the proposed TDR with a traditional TDR implementation.
• Evaluate the correlation of the porposed design’s accuracy with metrics such as
SISR period.
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A discussion of both reservoir computing as a whole and the concept of time-delay
reservoirs is in order, as the architecture proposed in this work is an implementation of
a time-delay reservoir. The following sections discuss the background of these topics,
as well as some modern hardware implementations. Additionally, linear feedback shift
registers and single-input signature registers are discussed to provide background on
the building blocks of this work.

2.1

Reservoir Computing

Reservoir computing is a type of machine learning based on the recurrent neural network model. These types of neural networks are best used to operate on datasets
where classifications or predictions must be made with regard to both the data currently being presented to the layer as well as data previously presented [18]. Neural
network layers are generally classified as either feedforward or recurrent. Feedforward
layers contain nodes that only have edges connecting them to nodes in the next layer.
Recurrent layers differ from feedforward layers by having connections to other nodes
in the same layer. This feedback gives the layer a form of memory of previous inputs,
and the state of that layer at any point depends not only on the current inputs to
the layer but the previous inputs as well. Figure 2.1 shows the general structure of a
reservoir, as well as how inputs and ouputs are calculated.
6
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Figure 2.1: Structure of a reservoir layer

With feedforward neural networks, each edge between nodes in a layer must be
trained through a training algorithm such as the backpropagation algorithm [19].
Backpropagation is difficult to use with recurrent layers since the fundamental principle is to calculate error at the output then propagate it back through each layer.
This method works with feedforward layers because there are only connections from
nodes to the next layer, providing relatively simple paths back to the inputs from
the outputs. The recurrent connections in a recurrent layer introduce different length
paths back to the inputs as well as loops, rendering algorithms such as backpropagation poor choices. More computationally expensive algorithms generally must be
used instead, such as the modified backpropagation-through-time (BPTT) algorithm
[20].
Reservoir computing offers a unique solution to the problem of expensive training
algorithms by simply not training the input and recurrent connections in a recurrent
layer, creating what is known as the reservoir. The only parts of a reservoir that are
trained are the edges between nodes inside the reservoir and nodes in the next layer.
All weights inside the reservoir are kept constant, and the response of the reservoir to
various stimuli is learned. The purpose of the reservoir is to take timeseries data and
perform a nonlinear and time-dependent function on the data. Reservoirs are used in
powerful recurrent architectures, such as Maass’ echo state network [9] and Jaeger’s
7
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spiking neuron-based liquid state machine [7]. Echo state networks utilize reservoirs
created with artificial neurons, while liquid state machines use spiking neuron models
to more closely mimic how a brain operates.
A positive consequence of eliminating the training of the recurrent layer is that
adding more nodes to the layer becomes much cheaper, as training generally constitutes the bulk of energy used in neural networks. Larger reservoir layers can be used
in place of smaller recurrent layers, resulting in a network with rich dynamics and
for the same or less computation power for training, and subsequently less electrical
power used in the training process.
One crucial aspect of a reservoir layer is the ability to tune how chaotic the
system is. Chaos in a nonlinear system such as a reservoir is often characterized by
its Lyapunov exponent, which is a measure of the rate of separation of infinitesimally
close trajectories. In a reservoir system, this is measured by providing inputs as
similar as possible to a given reservoir and observing how different the output states
become over a period of time [21]. The chaos of a reservoir must be finely tuned. An
ideal reservoir will not produce similar states for all inputs (stable) or produce vastly
different states for all inputs (chaotic) but have a balance where inputs of a given class
produce similar states but inputs of differing classes produce more separable states.
This is commonly done in conventional reservoir computing systems by changing
various aspects of the reservoir such as the sparsity of connections between nodes and
total number of nodes in the system [22].

2.2

Time-delay reservoirs

L. Appeltant [1] showed that a reservoir layer in a neural network could be represented
by a single dynamical node with some form of time delay. The general concept is that
there is one nonlinear function that is performed on both input data and a delayed
output of the function. Instead of having a network with many nodes that have their
8

Chapter 2. Background

state updated at each timestep, a time-delay reservoir (TDR) has “virtual” nodes
which are the delayed output of the function at different stages. Due to the fact that
the nonlinear function cannot be changed through training, the system is considered
a reservoir instead of a conventional recurrent layer. A figure from Appeltant’s work
is shown in Figure 2.2 which depicts how a nonlinear function with a feedback loop
can be used in place of a recurrent layer [8].

Figure 2.2: Use of a time-delayed feedback loop as a replacement for a recurrent layer in
a neural network. (a) shows a traditional recurrent neural network with neurons that have
fixed sparse connections. (b) shows the use of a feedback loop where each delayed output
of the node is treated as a virtual node, with the current state of all virtual nodes making
up the total state of the layer [1]

In the case of Subfigure (a) in Figure 2.2, the state of the reservoir at any iteration
can be written as xi (t). Since the output ŷ(t) is the weighted sum of the nodes
contained in the reservoir, the output can be expressed as Equation 2.1.

ŷ(t) =

N
X

wi · xi (t)

(2.1)

i=1

In a traditional reservoir, the output weights wi are optimized in the training
process. The weights internal to the reservoir are held constant.
Subfigure (b) of Figure 2.2 shows a time delay reservoir with various parts of the
9

Chapter 2. Background

system labelled with relevant variable names. The reservoir is constructed by dividing
the delay loop into N stages, also called virtual nodes. Instead of multiple inputs being
presented to the nonlinear function of the reservoir, the inputs are multiplied by a
mask to time multiplex them. Each input is then held for duration τ , where τ is the
length in time of the feedback loop and is defined as θ ∗ N , where θ is the duration
between each virtual node. The input being held is added with x(t − τ ), which is
the element at the end of the feedback loop, before being presented to the nonlinear
node. Similar to the traditional reservoir in Subfigure (a), the output nodes of the
system are weighted sums of the virtual nodes. Therefore, the output ŷ(t) can be
represented as Equation 2.2.

ŷ(t) =

N
X
i=1

wi · xi (t −

τ
(N − i))
N

(2.2)

Note that Equations 2.1 and 2.2 have the same form, with the only difference being
xi (t) for Equation 2.2 is more specifically defined. Therefore, a time delay reservoir
can be treated as a conventional reservoir from a mathematical standpoint.
One crucial aspect of designing TDRs is the implementation of feedback; feedback
is what makes these systems recurrent. Without having the output of the node
incorporated back into the the input of the node after a certain delay, the reservoir
simply becomes a regular nonlinear function. Adding the feedback back into the input
gives the reservoir a memory component required to process timeseries data.
The fact that a reservoir computing system can be implemented with a timedelayed feedback loop is powerful, as it opens the door to energy-efficient implementations of previously power-hungry reservoir models. Haynes et al. [3] and Loomis et
al. [2] demonstrate this by creating FPGA implementations of such a reservoir layer
using simple logic gates on an FPGA. Since any dynamic system with some sort of
time-delayed feedback can be used, even lower-power alternatives than an FPGA can
be used as a drop-in replacement for a reservoir. Figures 2.3 and 2.4 illustrate two
10
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implementations of TDRs purely using hardware elements.

Figure 2.3: TDR implemented using stochastic logic in an FPGA [2]

Figure 2.4: TDR implemented using basic logic gates [3]

Figure 2.3 shows a TDR implemented on an FPGA. In this architecture, an analog
input is sampled and converted using an analog to digital converter (ADC), then
converted to a stochastic binary value and weighted. The stochastic value is then
used as an input to the nonlinear node. The output of the nonlinear node circuit
is then converted from a stochastic value back to a binary value and entered into
a shift register which contains the reservoir state. This architecture closely follows
the general layout of a TDR, as it keeps the combination of input and feedback,
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nonlinear node, and feedback loop as separate components in the design. This design
was tested on datasets such as NARMA10 for prediction tasks and sine/square wave
discrimination for classification tasks.
Figure 2.4 shows a TDR using basic logic gates, also meant to be implemented on
an FPGA. This implementation uses one XOR3 gate and a configurable number of
inverters based on the amount of time desired for the feedback loops. This architecture
differs from the traditional TDR layout in three ways: first, the nonlinear node and
combination of feedback with the input are combined into one operation through the
XOR3. Second, this architecture contains two feedback loops, whereas a traditional
TDR only contains one. Finally, this TDR operates on digital data and outputs
digital data but takes advantage of analog characteristics of the CMOS logic gates.
The output of this circuit was captured by sampling the output of the XOR3 gate
at a rate of 200MHz from the time inputs were first applied to the circuit to a
predetermined point after the final bit had been input. This design was tested on
discriminating between two-bit inputs, but has not been tested by author on any
larger datasets.
We replicated the TDR described in [3] using PTM45 transistor models in an
attempt to determine how well the system would work for classification on a more
complex timeseries dataset. The task chosen was seizure detection on a signal channel
of EEG data. Data was formatted by converting the analog signal to a voltage between
0 and Vdd which was then applied to the input of the circuit. During this testing, it was
found that the model would only achieve a maximum of 55% test accuracy, indicating
for binary classification that the model was essentially guessing at random. One of
the issues identified with attempting to classify longer timeseries samples was that the
TDR circuit did not have enough memory to retain the contents of a window of data
long enough to reasonably classify. Additionally, it was noted that the presence of an
additional feedback loop may have had undesired effects since the second feedback
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loop caused the circuit to deviate from the original TDR architecture.

2.3

BroadESN

As reservoir computing has gained traction, variations upon the general architecture
have arisen to attempt to improve the performance of a reservoir system. One such
architecture is BroadESN, a collection of individual reservoirs operating on different
input data in parallel [23]. Figure 2.5 details the architecture of BroadESN.

Figure 2.5: General Architecture of BroadESN

The primary feature of BroadESN is the use of parallel ESNs. Additionally, the
input is broken into a number of input vectors by a restricted Boltzmann machine.
This is done in order to separate inputs so that each ESN operates on its own set of
inputs independent of the other ESNs in the system. After each ESN is allowed to
propagate its respective inputs through the system, the output states of all ESNs are
collected and condensed into a single vector which is then passed to an output layer.
As with traditional reservoirs, the only weights in the system that are trained are the
output weights from the collected ESN states to the output layer. As discussed in
13
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[23], the system performs exceptionally well when predicting timeseries data.

2.4

Linear Feedback Shift Registers

A linear feedback shift register (LFSRs) is a specific configuration of shift register
used to generate sequences of psuedorandom numbers. A traditional shift register
is comprised of digital storage elements, such as flip-flops, connected in series. Shift
registers are commonly used to deserialize a stream of data so that it can be read
out in parallel. In most cases, the final storage element of a shift register will either
be left unconnected, which results in the last element being discarded when a new
element is shifted in, or connected to an output in the case where the shift register is
being used to delay values that are passed in. LFSRs differ from regular shift registers
because the output of the final storage element is used as feedback into the input of
the LFSR by XORing the final element with the next element to be shifted in to the
LFSR.
In addition to the feedback from the final storage element to the input, an LFSR
can have feedback from various points in the shift register back to the input. These
additional feedback lines are generally implemented in one of two ways. The first way,
known as external XOR or Fibonacci, involves the bit being fed back to the input of
the circuit also being XOR’d with various bits from other points in the shift register.
The other method, known as internal XOR or Galois, involves XORing the final bit
in the LFSR with other bits in the shift register and using the result as the input to
the next flip flop in series. Figure 2.6 illustrates the differences between external and
internal LFSRs.
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Figure 2.6: (A) Illustrates an external XOR LFSR. The output of storage element S 3
is XOR’d with the output of storage element S 1, which is used as the input to S 0. (B)
Illustrates an internal XOR LFSR, where output of S 3 is used as the input to S 0. Additionally, the output of S 3 is XOR’d with the output of S 1 to be used as the input to S 2

Regardless of whether the LFSR is configured as internal or external XOR, the
locations of XOR gates in the circuit are referred to as its taps. An LFSR with
N storage elements can be respresented as an N − 1 order polynomial, where the
positioning of taps determines which terms are included. All terms in an LFSR
polynomial correspond to a position in the LFSR and have coefficients of either 0 or
1, where the presence of an XOR at that location results in a coefficient of 1 and a
lack of an XOR results in a coefficient of 0. By way of example, both the external
and internal LFSRs illustrated in Figure 2.6 can be represented by the characteristic
polynomial x4 + x2 + 1. The constant term 1 is always included in a characteristic
polynomial as it signifies the feedback component. For LFSRs of length 4, the term x4
will always be present since it represents the feedback from the final storage element,
a trait common among all LFSRs. Finally, the term x2 is included to represent the
tap between storage elements S 1 and S 2. It should be noted to avoid any confusion
that the characteristic polynomials of internal LFSRs are written backwards relative
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to external LFSRs. Therefore, the internal LFSR depicted in Figure 2.6 has the term
x4 to represent the feedback into the first storage element, the constant term 1 to
represent the feedback from the final storage element, and the term x2 is included to
describe the feedback combined with the output of S 1 used as the input to S 2. In
this work we focus primarily on external LFSRs, so any characteristic polynomials
should be interpreted as such.
LFSRs can be classified as maximal-length if they generate 2N − 1 different states
without generating a state where the contents of every storage element is 0, as this
causes the LFSR to stop producing new states. In order for an LFSR to be maximallength, its characteristic polynomial must be a primitive polynomial. Since LFSRs
operate in GF (2), a primitive polynomial is the polynomial of degree N with the
least amount of terms that generates all values in the field GF (2N ). Maximal-length
LFSRs are often desired for applications such as cryptography and circuit verification,
as a larger number of states prevents aliasing.

2.5

SISRs

Single-input signature registers (SISRs) are a variant of LFSR that have a single input
to the circuit. Whereas LFSRs only have their contents set to a seed value during a
reset, a SISR can both be reset to a specific seed and also process an incoming stream
of bits. Both an external and internal SISR are shown in Figure 2.7.
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Figure 2.7: (A) Illustrates an external XOR SISR. The output of storage element S 3 is
XOR’d with the output of storage element S 1, which is finally XOR’d with the next input
to be used as the input to S 0. (B) Illustrates an internal XOR SISR, where output of S 3
is XOR’d with the next input to be used as the input to S 0. Additionally, the output of
S 3 is XOR’d with the output of S 1 to be used as the input to S 2

SISRs are most commonly used in circuit verification applications, where a circuit
generates a sequence of bits on startup. Since this sequence of bits should be the
same after each power cycle and an SISR produces repeatable states when given the
same inputs, a SISR will output a “golden signature” if the correct pattern of bits
is input into it. This golden signature is easier to validate than capturing all output
of a circuit under test and verifying it against a known good sequence, as the good
sequence can be arbitrary in length and therefore require large amounts of non-volatile
memory. A SISR scales well with large bitstreams, as the size of the output state is
determined only by the size of the SISR.
Similar to an LFSR, SISRs can be increased in length to account for aliasing.
When used in a circuit verification application, larger SISRs will be used for longer
bit sequences in order to avoid multiple input sequences resulting in the same output
state.
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3.1
3.1.1

SISR-based TDR
Single-bit TDR

Since SISRs contain a feedback loop and implement a nonlinear function where the
input to the function is the next input combined with the data from the feedback loop,
it follows that a SISR could be used a TDR since it contains the same components.
Note that external SISRs more closely mimic the architecture of a TDR than internal
SISRs because internal SISRs permute the data in the feedback loop. An external
SISR preserves the data in the feedback loop and only uses it to compute the next
output of the nonlinear function. Figure 3.1 shows how a SISR has similar features
to a TDR.

Figure 3.1: A SISR annotated to demonstrate similarities to a TDR. The part of the circuit
within the red boundary contains a feedback loop, with each storage element acting as a
virtual node. The part of the circuit within the blue boundary acts as both the combination
of previous outputs with the current input and the nonlinear function performed on the
combined data
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One difference between a SISR and a TDR is the inputs to the nonlinear function. In order to perfectly mimic a TDR, the feedback should only come from the
final storage element of the SISR and not use any intermediate values from the shift
register. Additionally, the combination of previous outputs with the current input is
separate from the nonlinear function in a TDR. In this implementation, the nonlinear
function and combination of previous outputs and current inputs are performed in one
stage. Since SISRs only operate on binary data, using intermediate values from the
shift register increases the complexity of the reservoir and provides a more nuanced
response to inputs.
In order to use a SISR as a TDR, the inputs to the system must be formatted in
the same manner. As discussed in [1], inputs are presented to a TDR in a “sample
and hold” fashion. Traditionally, bit sequences are passed to an SISR at a rate of one
bit per clock cycle. In our implementation of a TDR, we pass bit sequences to a SISR
at a rate of one bit per N clock cycles, where N is the number of storage elements in
the SISR. This method allows one bit of input data to propagate through the entire
system before processing the next bit, resulting in a more meaningful system response
than passing in one bit per clock cycle.

3.1.2

Multi-bit TDR

While the SISR-based TDR shares many attributes with a traditional TDR, one of
its primary flaws is that it can only operate on binary data. Most modern datasets
contain data much more precise than binary values, so the architecture must be
expanded to accommodate. Expanding the architecture of a SISR-based TDR is
as simple as creating one SISR per bit of the input to the system and having each
SISR work on one bit of the input data. This mimics the architecture of BroadESN
[23], which uses multiple reservoirs in parallel to operate on multiple input variables
independently. The architecture of BroadESN is shown in Figure 2.5. The primary
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motivation behind BroadESN is that more information can be extracted from a series
of inputs by observing the effects of each input variable in separate reservoirs so
that no information is confused with the reservoir responses of other variables. After
each input is allowed to propagate through its respective reservoir, the states of each
reservoir are collected into one large state vector, which is passed to an output layer.
In the SISR implementation of BroadESN, each bit is considered to a be a separate
variable.
The natural inclination when moving to a multiple-bit implementation of a SISRbased TDR would be to use the Multiple Input Signature Register, or MISR. A
schematic of a MISR is shown in Figure 3.2.

Figure 3.2: (A) Illustrates an external XOR MISR. The output of storage element S 3 is
XOR’d with the output of storage element S 1, which is finally XOR’d with the next input
to be used as the input to S 0. (B) Illustrates an internal XOR MISR, where output of S 3
is XOR’d with the next input to be used as the input to S 0. Additionally, the output of
S 3 is XOR’d with the output of S 1 to be used as the input to S 2

While a MISR does perform the same function as a SISR with multiple inputs, it
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does not accurately implement a TDR. This is because a MISR permutes its feedback
loop at each timestep; the data in the feedback loop is no longer a true delayed output
of the nonlinear function. Therefore, in order to preserve the overall architecture of
a TDR while expanding the SISR-based architecture to perform on multiple bits,
SISR-based TDRs should be used in parallel with one reservoir per bit of input data.
This architecture differs from simply having one large reservoir that has multiple
inputs in that each input variable has its own reservoir layer that has no interaction
with other reservoirs. Traditionally, time-delay reservoirs can only operate on one
variable of data. Adding more variables to the system requires the use of a nonlinear function that operates on more than one variable, or the input variables to be
combined in some fashion. Since the time-delay reservoir we are exploring operates
on binary data, combining input variables results in a loss of information since the
combination can only result in a 1 or 0. For example, consider an XOR gate with
multiple data inputs. The system response of an XOR3 for the input 100 is the same
as the response for 010, 001, and 111, meaning the system has no way of discerning
which combination of inputs is applied. Parallel reservoirs allow for the use of one
reservoir per input variable, which results in a full reservoir response for each variable. Therefore, no information or feature specific to a variable is lost when using
this network architecture.

3.2
3.2.1

Datasets
Parity check

Data validation is a major component of almost any communications system. The
ability to determine whether data received from an entity is truly the data that
was sent, or if the data was permuted in some way during transmission is crucial in
verifying a message before passing it to the recipient. Parity check is a test performed
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on a string of data to determine whether a single bit has changed. A sequence of bits
is appended with a single bit indicating whether the data payload contains an even or
odd number of ones, based on how the user has configured the system. The receiver
can XOR all bits of the transmission together and compare the result against the
parity bit to determine if any of the bits have been flipped. While this may seem
trivial to do in either a hardware or software implementation, it proves to be a difficult
task for neural networks to perform.
In this work we attempt to train a SISR-based TDR on the parity check task. The
data is formatted as a stream of bits to facilitate applying a vector of bits to a SISR.
After the entire sequence has been applied to the system using the sample-and-hold
method, the final output state of the system is used as the input to an outut layer
which attempts to learn the response of the system. For this task we use a parity bit
of 0 to indicate an even number of ones and 1 to indicate an odd number.

3.2.2

MNIST Dataset

One of the most popular datasets used to validate machine learning models is the
MNIST dataset [24]. This dataset consists of a collection of 28x28 grayscale images
depicting hand-drawn single Arabic digits. There are 10 labels in this dataset, one
for each digit. Some examples of images found in the MNIST dataset are shown in
Figure 3.3.
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Figure 3.3: Images of hand-drawn digits from the MNIST dataset. The numbers shown
are, in order from left to right, top to bottom: 5, 0, 4, 1, 9, 2, 1, 3, 1

As seen in Figure 3.3, there is variance between various images from the same
class. While three of the images can obviously be seen the digit 1, their patterns in
the 28x28 space differ greatly.
While MNIST is very popular in its original form, it needs some modification to
be used with a SISR as a reservoir layer. First, it must be converted to some stream
of data to be passed in sequentially instead of in parallel. Second, each element must
be converted to a binary value instead of an 8-bit grayscale value. Finally, the total
number of inputs in the sequence must be reduced for the SISR due to the limited
memory of the system. The first step taken to prepare the data was to downsample
it and reduce the total resolution of the image using a block reduce function which
used maximum as the mathematical function. Downsampling the images reduces the
total amount of data fed into the reservoir, making it more difficult to determine the
correct class but also not losing information about the data due to lack of longer-

23

Chapter 3. Methodology

term memory in the reservoir. Figure 3.4 shows the same images from figure 3.3
downsampled to 5x5.

Figure 3.4: Downsampled images from the MNIST dataset. The numbers shown are the
same as the ones in Figure 3.3

Once the images were downsampled to 5x5, the next step in preprocessing was
to threshold each pixel in order to binarize all pixel data. The threshold chosen was
127, the middle of the range of 8-bit numbers. If the value of a pixel was below this
threshold, the pixel was set to 0. If it was above the threshold, it was set to 1. Some
examples of the resulting images are shown in figure 3.5.
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Figure 3.5: Thresholded and downsampled images from the MNIST dataset. The numbers
shown are the same as the ones in Figure 3.3

When compared to the original images in Figure 3.3, it can be seen that some of
the general shapes have been preserved. However, the loss in resolution has primarily
impacted the spaces in between lines, making digits with adjacent lines appear as
larger, less detailed shapes. Additionally, the thresholding leaves the images with
little indication as to where solid lines were in the original image and where there
were corners or the end of lines.
Finally, each image was flattened to create 1-dimensional vectors. These vectors
were then passed into the SISR as serial bitstreams. Figure 3.6 shows how the images
were flattened to 1-dimensional arrays.
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Figure 3.6: Thresholded and downsampled image MNIST dataset converted to a bitstream

Once the image has been flattened, it can be passed to a system sequentially. One
downside of this method is that pixels in the flattened image lose spatial relation to
the pixels located above and below them. However, they still maintain the horizontal
spatial relationship with neighboring pixels.
This process was used to create 5x5 and 10x10 images. The 5x5 images are used
for single SISR TDRs, and the 10x10 images are processed by parallel SISR-based
TDRs.

3.2.3

Minimum daily temperature in Melbourne

One common category of task when characterizing recurrent neural networks is prediction of timeseries data. The system is given a sequence of data as an input and
each label it is trained on is the next output in the sequence. Using this form of
training, networks can be taught recurrent functions such as the discrete-time tenth
order nonlinear auto-regressive moving average (NARMA10) [25]. In order to characterize the SISR-based TDR, we use the minimum daily temperature in Melbourne,
AU dataset [26]. The dataset is comprised of a list of dates and the corresponding
minimum temperature of that date, spanning 10 years from 1981 to 1990. Figure 3.7
shows the plotted dataset.
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Figure 3.7: Minimum daily temperatures in Melbourne, AU

This dataset is a used for characterizing recurrent neural networks because of its
periodic but noisy behavior. A distinct sinusoid can be seen in the temperature, with
the period being one year. However, the noisy nature of this data prevents the model
from simply fitting to a sinusoidal function and can pick up on smaller details, such
as temperature spikes around specific times in the period. Since the data is relatively
periodic, a system should be able to learn the approximate trends of the data through
the train data and be able to replicate them for the test data.
This dataset was formatted to work with a SISR-based TDR by determining the
binary representation of each data point. First, each value was multiplied by 10 to
convert it to an integer. Then, the binary value of the data point was saved as an
array of bits. 9 bits were used to fully capture the data. Each bit position was
considered a variable, so 9 SISR-based TDRs in parallel could be used to operate on
each bit separately.
Labels for each data point in this sequence were determined by finding the next
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data point in the sequence. Labels were normalized to a range of [0, 1].

3.3

Simulation setup

For this work, a SISR-based TDR was simulated using Python 3.8. Functions were
written to emulate a hardware implementation of a SISR. In order to properly mimic
a proper TDR, each input bit to the SISR software model was applied to the input of
the model for N iterations, where N is the width of the SISR. This mimics the “sample
and hold” style of applying inputs to the circuit as seen in [1]. After each sample and
hold, the contents of the SISR were extracted and treated as the output state of the
system. In the case of the multi-bit/BroadESN implementation, the output states of
all reservoirs were collected and flattened into one 1-dimensional vector to be treated
as the final output state.
In order to properly understand the effects of differet types of configurations, a
variety of configuration sets were tested. The configurations are as follows:
• Maximal-length SISRs with 4 taps, varying the SISR width from width 2 to 65
• Non-maximal-length SISRs with 3 taps, varying the SISR width from width 2
to 65
• SISRs of width 64 with one tap, sweeping all possible tap positions
The first two configuration sets were intended to observe the behavior and performance of a SISR-based TDR when the SISR is either maximal length or non-maximal
length. The number of reachable output states has some bearing on the system’s
chaos, as more states can possibly lead to less predictable behavior. These test sets
are also meant to demonstrate the effects of adding more virtual nodes to the system.
The third configuration set was included to experiment with keeping a fixed number of virtual nodes but changing the behavior of the reservoir by sweeping the position of a single tap. The goal of this test set was to observe the effects on the overall
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separability of the system. This was done in order to determine if the system’s
separability could be easily tuned without changing major aspects of the reservoir.
Tuning plays a vital role in reservoir computing, as the system is static once initialized; therefore, it must be feasible to obtain a reservoir that produces the desired
dynamics.
In order to train on the outputs of this TDR, an output layer was constructed
using Tensorflow. A single dense layer was used for both classification and prediction
tasks, with the total number of nodes being determined by the task. A variety of loss
functions were used based on the task. Table 3.1 shows layer settings for each task
tested.
Task

Layer type # nodes

Loss fn

Learning rate

Batch size

Parity check

Dense

1

BinCatCrossEnt

.001

100

MNIST

Dense

10

CatCrossEnt

.001

100

Min. Temp.

Dense

1

MeanSqError

.001

100

Table 3.1: Tensorflow settings by task for the output layer trained on the SISR-based
TDR

Note that the total number of epochs has been omitted from this table. This
is because the early stopping setting was used to stop training the model when diminishing returns were observed. The early stopping was set to monitor loss with a
patience of 10 and to restore the best weights.
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4.1

Separability testing

Tests were performed to determine if the level of chaos of the system could be tuned
by altering the characteristic polynomial of the SISR while maintaining a fixed number of virtual nodes. This was accomplished by providing two minimally different
sequences to the system and finding the Hamming distance between the outputs at
each iteration. The bit sequences 11010111011001011101 and 01010111011001011101
were passed into various configurations of SISR. These bit sequences are identical
except for the first bit. After each bit had been held at the input of the SISR for
duration τ , where τ is the number of virtual nodes in the system, the output states
were saved and the Hamming distance was calculated between the two states. Lower
Hamming distance values indicate that the output states of the SISR were similar for
both inputs, and higher values indicate that the output states were more different.
The first configurations tested were a maximal length and non-maximal length
SISR of order 40. The characteristic polynomial of the maximal length SISR was
x40 + x37 + x36 + x35 . The characteristic polynomial of the maximal length SISR was
x40 + x37 + x36 . The results of these tests are shown in Figures 4.1 and 4.2.
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Figure 4.1: Hamming distance over time of a maximal length order 40 SISR

Figure 4.2: Hamming distance over time of a non-maximal length order 40 SISR

Due to the stochastic nature of SISRs, the Hamming distance between the output
states of any given configuration will generally appear random for a given iteration.
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However, some trends can be discerned by looking at the distance over a period of iterations. For example, the maximal length SISR showed an average Hamming distance
over the entire sequence of 20.9 bits, whereas the non-maximal length SISR showed a
lower average distance of 18.3 bits. Additionally, the distance of the maximal length
configuration appears to generally increase as more bits are processed. The nonmaximal length SISR shows a general decline in distance after the 12th bit has been
processed but this trend is not as consistent as the maximal length configuration’s
steady rise in distance.
In addition to comparing a maximal length SISR against an arbitrary non-maximal
length SISR, a sweep of the position of a single tap in an order 40 SISR was performed.
Figures 4.3 through 4.7 highlight some interesting cases from these tests.

Figure 4.3: Hamming distance over time of a SISR with characteristic polynomial x40 +
x+1
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Figure 4.4: Hamming distance over time of a SISR with characteristic polynomial x40 +
x3 + 1

Figure 4.5: Hamming distance over time of a SISR with characteristic polynomial x40 +
x5 + 1
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Figure 4.6: Hamming distance over time of a SISR with characteristic polynomial x40 +
x10 + 1

Figure 4.7: Hamming distance over time of a SISR with characteristic polynomial x40 +
x20 + 1

Perhaps the most prominent trend among Figures 4.3 through 4.7 is that as the
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second term of the characteristic polynomial increases in order, so does the average
Hamming distance. This indicates that the closer to the end of the SISR the taps
are, the more similar the output state of the SISR will be for inputs that differ only
slightly.
One interesting aspect of these Figures is that the Hamming distance after the
first bit has been passed to the system appears inversely proportional to the order of
the second term of the characteristic polynomial. This trait is due to the test setup.
Since the first bit of the two input vectors differs, the storage elements prior to the
location of the tap are first loaded with opposite bits. Once the storage element with
the tap becomes nonzero, the feedback XORs the input with itself for the remainder
of the sample and hold period and the remaining storage elements will be populated
with the opposite bit. Hence, when two inputs sequences with different bits at the
first position are presented using sample and hold to any SISR configuration with
three terms in its characteristic polynomial, the Hamming distance between the two
states will be M − N where M is the order of the characteristic polynomial and N
is the order of the second term of the polynomial when N is less than or equal to
Note that this does not hold for when N is greater than

M
.
2

M
.
2

Another characteristic of the Hamming distances shown is that the distance over
time appears to have periodic behavior when the second term of the characteristic
polynomial is exactly half of the order of the polynomial itself. This is exemplified in
Figure 4.7. Notice that the Hamming distance starts at 20, which follows the findings
discussed previously. After the expected initial point, the distance becomes periodic,
changing between a Hamming distance of 20 and 40. Upon further inspection of the
output states of the SISR, it was observed that total number of reachable states by
this configuration of SISR when used with sampled and held inputs is reduced to four.
The possible states are all zeros, all ones, the first half of the SISR filled with ones
and the other half with zeros, and the first half of the SISR filled with zeros and the
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other half with ones. Therefore, the periodic behavior is due to the system oscillating
between a very small number of possible states.
The discovery that the SISR with characteristic polynomial x40 + x20 + 1 had only
four possible states prompted investigation into the number of possible states of other
configurations. It was found that there is a direct relation between the order of a the
second term in an SISR’s characteristic polynomial relative to the overall order of the
polynomial and how many possible states the SISR can reach. The total number of
states S that an SISR of width N with only one tap can be expressed as such: let the
order of the second polynomial be expressed as

X
Y

∗ N , where

X
Y

is a reduced fraction.

The number of legal states that can be reached is 2Y − 1 since all zeros is a state that
cannot be reached without resetting the shift register.
Figure 4.8 describes the average distance over time for the 40 configurations of
SISR where the position of a single tap was swept.

Figure 4.8: Average Hamming distance of order 40 SISRs with a single tap

Note that for tap positions toward the end of the SISR, the average distance stayed
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relatively low. As the tap position moved toward the input of the SISR, the average
Hamming distance approached a general average of 20, indicating that approximately
half the bits were different over time. An average distance of 20 bits is indicative of
non-correlated behavior for this case where the starting bit of a sequence is different
between two inputs. Higher values for Hamming distance indicate more separation
between minimally dissimilar inputs.

4.2

Parity check

Classification of even or odd parity bit sequences was performed using a SISR-based
TDR to determine how well it would perform on a timeseries binary dataset. Classification was performed by presenting each bit of a sequence of bits to the input of
the SISR for N clock cycles, where N is the total width of the SISR. The final state
of the SISR after the last bit of the sequence had been held for N cycles was passed
to an output neural network layer with two nodes, one for even parity and one for
odd parity.
In order to determine baseline results for comparison, the parity check task was
performed using a full-precision TDR with 64 virtual nodes that used a sigmoid function. Note that inputs were presented to the full precision TDR for N + 1 iterations.
The training and test accuracies of this full-precision TDR with 64 virtual nodes for
bit sequences of increasing length are shown in Figures 4.9 and 4.10.
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Figure 4.9: Train accuracies of full-precision TDR with 64 virtual nodes for parity check
task on different length input sequences

Figure 4.10: Test accuracies of full-precision TDR with 64 virtual nodes for parity check
task on different length input sequences

As can be seen by the train and test accuracies settling around 50%, the full38
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precision TDR was neither able to learn how to categorize the train data, nor generalize the problem and perform well on the test data. Note that for bit sequences
of length 2, 4, and 6, the TDR acheives higher than 50% classification accuracy. For
these runs the TDR also overfits to the data, as can be seen in the test classification
accuracy. Note that as the sequence length increases, the overfitting decreases and
approaches purely random guessing.
Using the results from the traditional TDR as a baseline, we perform the same
set of tests on the same TDR but fully quantized. The architecture of the quantized
TDR differs from the traditional TDR used for the previous tests in that each storage
element of the TDR only has 1-bit precision, and the nonlinear function has been
reduced to a step function. Combination of the output of the shift register and the
input bit was been reduced to an XOR function. Figures 4.11 and 4.12 show the
training and test accuracy of the quantized TDR with 32 virtual nodes on the parity
check task.

Figure 4.11: Train accuracies of quantized TDR with 64 vritual nodes for a parity check
task on different length input sequences
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Figure 4.12: Test accuracies of quantized TDR with 64 virtual nodes for a parity check
task on different length input sequences

For this configuration, the test accuracy is either 50% or 100% exactly for all
length sequences. This is due to the fact that the quantized TDR is effectively only a
shift register with an XOR function, a common real-life implemetation of determining
the parity of a sequence. In the case of 50% accuracy, this is due to the fact that
the τ period for the TDR was N + 1, so the TDR did not implement an exact XOR
function.
We characterize the performance of a SISR-based TDR on the parity check task
through three different test sets. The first set is performing parity check on a series of
maximal length SISRs of increasing order. Figures 4.13 - 4.16 show both the training
and test accuracies of performing a parity check on M -bit sequences using maximal
length SISRs, where M ranges from 2 to 12.
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Figure 4.13: Train accuracies of different width maximal length SISRs for a parity check
task on different length input sequences

Figure 4.14: Test accuracies of different width maximal length SISRs for a parity check
task on different length input sequences
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Figure 4.15: Standard deviations of train accuracies of different width maximal length
SISRs for a parity check task on different length input sequences

Figure 4.16: Standard deviations of test accuracies of different width maximal length
SISRs for a parity check task on different length input sequences

The first point to note with these results is that, in general, most configurations do
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not perform well. The average train accuracy for most configurations on sequences
longer than 3 bits is around 50%, and the average test accuracy is slightly lower
than the train accuracy. However, there are 3 configurations showed train and test
accuracy of approximately 75% for bit sequences of 8 and 9 total bits. Note that
the performance drops to 50%, or random guessing for this task when the number
of bits in the sequence is increased to 10 or lowered to 6. Therefore, only certain
configurations of maximal-length SISRs perform the parity check task well for a very
specific set of inputs. Also note that although certain configurations perform very well
for 9 bit long sequences, for example, that same configuration is effectively guessing
at random for other sequence lengths.
Another observation of these results is that the train/test accuracy does not appear to have much strong relation to the width of the SISR. This is an unexpected
result, as the width of the SISR determines how many effective virtual nodes the
TDR possesses. It would be expected that as the width of the SISR is increased, the
output states of the system become more complex and can represent more meaningful
information for the output layer of the neural network to extract; however, the wider
SISR configurations appear to perform approximately the same as the shorter configurations. It should be noted that one of the configurations that performed especially
well on sequence lengths of 7, 8, and 9 bits only contained 12 virtual nodes. Also note
that even though there is a slight increase in training accuracy as the SISR width is
increased, the test accuracy appears to decrease. This is potentially due to the fact
that as the width of the SISR increments of possible states doubles since the SISRs
are maximal length. Therefore, while a wider SISR could provide more meaningful
information, as seen in the training accuracy, the broader number of states and overall
greater chaos of the system overpowers the positive effects of having more complex
output states.
Figures 4.17 - 4.20 show the results of the same tests performed in Figures 4.13 -
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4.16 with non-maximal length SISRs used instead of maximal length SISRs. These
SISR configurations were determined by taking the maximal length SISR configurations for each SISR width and removing the lowest-order tap from the configuration; for example, a maximal length SISR with the characteristic polynomial
x40 + x37 + x36 + x35 + 1 was modified to become x40 + x37 + x36 + 1.

Figure 4.17: Train accuracies of different width non-maximal length SISRs for a parity
check task on different length input sequences
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Figure 4.18: Test accuracies of different width non-maximal length SISRs for a parity
check task on different length input sequences

Figure 4.19: Standard deviations of train accuracies of different width nonmaximal length
SISRs for a parity check task on different length input sequences
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Figure 4.20: Standard deviations of test accuracies of different width nonmaximal length
SISRs for a parity check task on different length input sequences

The first point to note with these results is that, when compared to the results
in Figures 4.13 and 4.17, there is a larger number of configurations that appear to
perform the parity check problem very well. More configurations achieve 100% test
accuracy for 8-bit sequences and longer, with some even maintaining 100% accuracy
for 12-bit sequences. One possible explanation for this is that since the SISRs are
non-maximal length, they have a smaller number of reachable states. Therefore, an
input sequence of a given class is statistically more likely to reach the exact same
state or a similar state as another input of that class.
As seen with the maximal length SISR results, certain configurations appear to
perform exceptionally well for certain length sequences. The same effect where high
test accuracies are not seen until a certain sequence length is reached is also observed.
Additionally, some configurations transition to random guessing rather sharply.
When compared to the maximal length SISR results, the configurations that perform the parity check task well appear to perform well for longer bit sequences than
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the maximal length SISRs. As can be seen in Figure 4.14, no configuration has test
accuracy over 60% for sequences of length 10 and above, while the non-maximal
length SISRs have some configurations that still see 100% test accuracy for 12-bit
sequences.
A effect similar to the slight increase in train accuracy and slight decrease in
test accuracy seen in the maximal length SISRs is seen with the non-maximal length
SISRs. This is still likely due to the fact that even though larger resevoir states can
encode more information, the larger number of possible states increases the unpredictability of the system too much for the slight increase in encoded information to
be useful.
Note that the issue caused by small sample size was prevalent in these runs as well.
As seen in the tests with maximal length SISRs, the train accuracy for smaller-length
bit sequences was very high whereas test accuracies were very low.
The final test set used for evaluating the SISR-based TDR was a series of order
64 SISRs with a single tap. The position of the tap was swept to test 63 total
configurations. Figures 4.21 - 4.24 illustrate the results of this test.
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Figure 4.21: Train accuracies of order 64 SISRs with a single tap for a parity check task
on different length input sequences

Figure 4.22: Test accuracies of order 64 SISRs with a single tap for a parity check task
on different length input sequences
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Figure 4.23: Standard deviations of train accuracies of order 64 SISRs with a single tap
for a parity check task on different length input sequences

Figure 4.24: Standard deviations of test accuracies of order 64 SISRs with a single tap
for a parity check task on different length input sequences

One of the visible patterns in these results is the rough arch shape. The outside
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of the arch has high classification accuracy for the majority of cases, including 100%
accuracy. The inside of the arch shows classification accuracy of approximately 50%,
indicating random guessing for this task. This behavior roughly matches the results
of the separation testing in section 4.1, where the highest separation seen was for
configurations where the single tap was placed close to the end of the SISR.
In order to gain a better understanding of these results, we also perform a quantitative analysis to determine if there is any correlation between the average Hamming
distance and the classification accuracy of each SISR-based TDR. The results of this
analysis are shown in Figures 4.25 and 4.26.

Figure 4.25: Training accuracies of order 64 SISRs with a single tap for the parity check
task vs. the average Hamming distance between minimally different inputs. Correlation
between accuracy and average Hamming distance was determined to be -0.341 with a confidence interval of [-0.493, -0.189]
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Figure 4.26: Testing accuracies of order 64 SISRs with a single tap for the parity check task
vs. the average Hamming distance between minimally different inputs. Correlation between
accuracy and average Hamming distance was determined to be -0.367 with a confidence
interval of [-0.523, -0.215]

As can be seen in both Figures, classification accuracy for the parity check task is
inversely proportional to the average Hamming distance for a configuration of SISR.
The correlation coefficient between classification accuracy and average Hamming distance was determined to be -0.341 with a confidence interval of [-0.493, -0.189] for
the training data and -0.367 with a confidence interval of [-0.523, -0.215] for the
testing data. For this task, having similar outputs for minimally different inputs is
both desired for grouping points of the same class together, but also discouraged as
a truly minimal difference of one bit between two samples indicates that the belong
to separate classes. In this case, the slight inverse relationship between classification
accuracy and average Hamming distance shows that the model is generally able to
perform better even if minimally different inputs result in similar output states.
We also determine the correlation between classification accuracy and total number of traversable states to further understand how this system can be tuned to
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perform best on this task. Figures 4.27 and 4.28 show the results of this analysis.

Figure 4.27: Training accuracies of order 64 SISRs with a single tap for the parity check
task vs. total traversable states. The x-axis represents the log2 of the total states. Correlation between accuracy and total traversable states was determined to be 0.058 with a
confidence interval of [-0.425, 0.051]
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Figure 4.28: Testing accuracies of order 64 SISRs with a single tap for the parity check task
vs. total traversable states. The x-axis represents the log2 of the total states. Correlation
between accuracy and total traversable states was determined to be -0.199 with a confidence
interval of [-0.425, 0.302]

As can be seen by the regression line plotted in both Figures, increasing the
number of states traversable by the SISR does not appear to have a distinct impact
on the performance of the system. The correlation coefficients between the accuracy
and number of traversable states was determined to be 0.058 with a confidence interval
of [-0.425, 0.051] for the training data and -0.199 with a confidence interval of [-0.425,
0.302] for the test data, indicating little to no correlation between performance and
total traversable states. This may be due to the fact that there are only two classes
for parity check, and a number of output states beyond 2 only confuses the system
during training.
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4.3

Single SISR MNIST dataset

The second dataset used to test the performance of the SISR-based TDR was the
MNIST dataset. As discussed in section 3.2, the images were downsampled, thresholded, and flattened to create 25-bit long input sequences. In order to obtain baseline
results, the dataset was tested on a full-precision TDR with 40 virtual nodes using a
sigmoid function. It was determined that the train accuracy using this system was
10.22%, and the test accuracy was 10.10%, indicating that the system was randomly
guessing at the ten different classes. Additionally, a quantized TDR with 40 virtual
nodes was characterized. The quantized TDR achieved a train accuracy of 9.1% and
a test accuracy of 8.8%, indicating that the quantized TDR also was guessing at
random.
Once the baseline results were gathered, the SISR-based TDR was characterized
using the same task. Figures 4.29 and 4.30 show the training and testing accuracies
of an order 40 SISR with a single tap at different positions.
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Figure 4.29: Training accuracies of order 40 SISRs with a single tap for the MNIST
dataset

Figure 4.30: Testing accuracies of order 40 SISRs with a single tap for the MNIST dataset

While the test accuracies are low for this classification task, certain configurations
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performed far better than others. One SISR configuration to note is the tap at position
40, creating a characteristic polynomial of x40 + x20 + 1. This configuration had the
lowest test accuracy of all configurations tested, with a test accuracy of approximately
12.5%. For the MNIST classification task, this indicates near-random guessing. This
is consistent with the separability testing which showed that characteristic polynomial
to only have 3 accessible states other than all zeros. In this case, the number of classes
exceeds the total number of traversable states, making it impossible to classify any
samples well.
The overall low test accuracy is also consistent with the results seen in the parity
check task. In the parity check task, bit sequence from length 2 to 12 were applied
to the system and most configurations were guessing at random for sequences longer
than 9 bits. Therefore, it can be inferred that an SISR-based system would struggle
with bit sequences of 25 bits.
In order to gain a better understanding of these results, we also perform a quantitative analysis to determine if there is any correlation between the average Hamming
distance and the classification accuracy of each SISR-based TDR. The results of this
analysis are shown in Figures 4.31 and 4.32.
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Figure 4.31: Training accuracies of order 40 SISRs with a single tap for the MNIST
dataset vs. the average Hamming distance between minimally different inputs. Correlation
between accuracy and total traversable states was determined to be 0.111 with a confidence
interval of [-0.212, 0.412]
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Figure 4.32: Testing accuracies of order 40 SISRs with a single tap for the MNIST dataset
vs. the average Hamming distance between minimally different inputs. Correlation between
accuracy and total traversable states was determined to be 0.084 with a confidence interval
of [-0.237, 0.400]

As can be seen in both Figures, classification accuracy for the MNIST classification is only slightly proportional to the average Hamming distance for a configuration
of SISR. The correlation coefficient between classification accuracy and average Hamming distance was determined to be 0.111 with a confidence interval of [-0.212, 0.412]
for the training data and 0.084 with a confidence interval of [-0.237, 0.400] for the
testing data. This low correlation indicates that the SISR-based TDR was not able
to reliably cluster inputs of the same class, even as the average Hamming distance
was decreased. This may be a result of the downsampling and thresholding, but due
to the limited data for smaller average Hamming distances more investigation must
be conducted.
We also determine the correlation between classification accuracy and total number of states traversable by a SISR to further understand how this system can be
tuned to perform best on this task. Figures 4.33 and 4.34 show the results of this
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analysis.

Figure 4.33: Training accuracies of order 40 SISRs with a single tap for the MNIST dataset
vs. the total number of states traversable by the SISR. The x-axis represents the log2 of
the total states. Correlation between accuracy and total traversable states was determined
to be 0.764 with a confidence interval of [0.592, 0.870]
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Figure 4.34: Testing accuracies of order 40 SISRs with a single tap for the MNIST dataset
vs. the total number of states traversable by the SISR. The x-axis represents the log2 of
the total states. Correlation between accuracy and total traversable states was determined
to be 0.781 with a confidence interval of [0.619, 0.880]

As can be seen by the regression line plotted in both Figures, increasing the
number of states traversable by the SISR does has a distinct impact on the performance of the system. The correlation coefficients between the accuracy and number
of traversable states was determined to be 0.764 for the training data and 0.781 for
the test data, indicating a strong relation between the two metrics.
The best fit regression line for both the train and test data was an order 2 polynomial. We theorize that a decrease in accuracy would be seen as the total number
of traversable states is increased further, as adding more states may result in less
convergence to similar output states for similar inputs.
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4.4

Multi SISR MNIST dataset

As discussed in section 4.4, the MNIST dataset was not only flattened to 25 bit-long
vectors for each sample but also 10 10-bit long vectors to represent each image. 10
SISRs in parallel with the same characteristic polynomial were used as the reservoir
layer, mimicking the structure of BroadESN. Each 10-bit sequence was used as an
input to a reservoir, resulting in not only more pixels of the original image being
processed but also shorter input lengths for each reservoir. After each data point had
been processed, the output states of all reservoirs were collected and flattened into
one vector which was then passed to the output layer, again similar to BroadESN.
We first tested this configuration on full-precision TDRs with 40 virtual nodes. The
full-precision TDR setup was found to have a training accuracy of 11.24% and a
testing accuracy of 11.35%, indicating only slightly better than random guessing.
The parallel reservoir configuration was also tested using a quantized TDR with 40
virtual nodes. The full-precision TDR setup was found to have a training accuracy of
9.94% and a testing accuracy of 10.14%, indicating only slightly better than random
guessing.
After a baseline was established, an order 40 SISR-based TDR with a single tap
was used as a reservoir in the parallel reservoir setup and the position of the tap was
swept. The training and testing accuracies of the SISRs tested are shown in Figures
4.35 and 4.36.
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Figure 4.35: Training accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset

Figure 4.36: Testing accuracies of parallel order 40 SISRs with a single tap for the MNIST
dataset

Similar patterns to the single SISR MNIST results can be seen in this data; namely,
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a drastic decrease in accuracy can be seen for the configurations of x40 + x20 + 1,
x40 + x10 + 1, and x40 + x30 + 1 due to the low number of achievable states.
One aspect in which these results differ from the single SISR MNIST results is
that the general accuracy is much higher. For example, the configuration x40 + x + 1
achieved 87% test accuracy, whereas no configuration in the single MNSIT setup
reached above 35% accuracy. While this configuration requires more preprocessing,
more information can be processed by this architecture which results in generally
better performance.
In order to gain a better understanding of these results, we also perform a quantitative analysis to determine if there is any correlation between the average Hamming
distance and the classification accuracy of each multi SISR-based TDR. The results
of this analysis are shown in Figures 4.37 and 4.38.

Figure 4.37: Training accuracies of parallel order 40 SISRs with a single tap for the
MNIST dataset vs. the average Hamming distance between minimally different inputs.
Correlation between accuracy and total traversable states was determined to be -0.239 with
a confidence interval of [0.516, 0.082]
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Figure 4.38: Testing accuracies of parallel order 40 SISRs with a single tap for the MNIST
dataset vs. the average Hamming distance between minimally different inputs. Correlation
between accuracy and total traversable states was determined to be -0.239 with a confidence
interval of [-0.518, 0.077]

As can be seen in both Figures, classification accuracy for the MNIST classification has a weak inverse relation to the average Hamming distance for a configuration
of SISR. The correlation coefficient between classification accuracy and average Hamming distance was determined to be -0.239 with a confidence interval of [0.516, 0.082]
for the training data and -0.239 with a confidence interval of [-0.518, 0.077] for the
testing data. This correlation indicates that the SISR-based TDR is able to cluster similar inputs together better than the single SISR-based TDR. However, similar
to the single SISR-based TDR, more investigation should be conducted due to the
smaller number of points for low average Hamming distance.
We also determine the correlation between classification accuracy and total number of states traversable by a SISR to further understand how this system can be
tuned to perform best on this task. Figures 4.33 and 4.34 show the results of this
analysis.
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Figure 4.39: Training accuracies of parallel order 40 SISRs with a single tap for the MNIST
dataset vs. the total number of states traversable by the SISR. The x-axis represents the
log2 of the total states. Correlation between accuracy and total traversable states was
determined to be 0.693 with a confidence interval of [0.484, 0.828]
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Figure 4.40: Testing accuracies of parallel order 40 SISRs with a single tap for the MNIST
dataset vs. the total number of states traversable by the SISR. The x-axis represents the
log2 of the total states. Correlation between accuracy and total traversable states was
determined to be 0.685 with a confidence interval of [0.472, 0.823]

As can be seen by the regression line plotted in both Figures, increasing the
number of states traversable by the SISR does has a distinct impact on the performance of the system. The correlation coefficients between the accuracy and number
of traversable states was determined to be 0.693 with a confidence interval of [0.484,
0.828] for the training data and 0.685 with a confidence interval of [0.472, 0.823] for
the test data, indicating a noticeable relationship.
The best fit regression line for both the train and test data was an order 2 polynomial. We theorize that a decrease in accuracy would be seen as the total number
of traversable states is increased further, as adding more states may result in less
convergence to similar output states for similar inputs.
Based on the comparison of the accuracy vs. Hamming distance and accuracy
vs. total traversable states, it would appear that have a larger number of traversable
states had a more significant impact on performance.
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4.5

Minimum temperature dataset

The minimum temperature in Melbourne, AU dataset was used to test the SISRbased TDR on a regression task. We show the performance of a traditional TDR
using a sigmoid function as its nonlinear function to establish a baseline for these
experiments. 80% of the data was used for training, and the remaining 20% was
used for testing. Additionally, the output labels were scaled to a range of [−1, 1]
to normalize the results. The results of testing a full-precision TDR with 32 virtual
nodes are shown in Figures 4.41-4.42.

Figure 4.41: Actual train data (top) vs. predicted train data (bottom) for the minimum
temperature dataset. Training was performed on a traditional TDR, which used a sigmoid
function and had 32 full-precision virtual nodes
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Figure 4.42: Actual test data (top) vs. predicted test data (bottom) for the minimum
temperature dataset. Training was performed on a traditional TDR, which used a sigmoid
function and had 32 full-precision virtual nodes

As can be seen when comparing the actual versus predicted data for both configurations of TDR, the system was able to learn the the trends of the dataset well and
perform accurate predictions. Note that the primary difference between the actual
and predicted data is the magnitude of the data; where the original scaled labels had
a range of -1 and 1, the output layer of the system had a range of approximately
-0.75 and 0.6. There was a correlation coefficient between the actual and predicted
train data of 0.766 with a standard deviation of 0.0002, and a correlation coefficient
between the actual and predicted test data of 0.818 with a standard deviation of
0.0001.
Using the results from the traditional TDR as a baseline, we perform the same set
of tests on a fully quantized TDR. The architecture of the quantized TDR differs from
the traditional TDR used for the previous tests in that each storage element of the
TDR only has 1-bit precision, and the nonlinear function has been reduced to a step
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function. Combination of the output of the shift register and the input bit has been
reduced to an XOR function. As discussed in section 3.2, each data point for this
dataset was reduced to a binary representation of 9 bits. In order to process 9 bits of
data per sample, 9 TDRs in parallel were used and their output states collected and
flattened to be used as the data passed to the output layer. Figures 4.43 and 4.44
illustrate the actual data and the data predicted using the quantized TDR.

Figure 4.43: Actual train data (top) vs. predicted train data (bottom) for the minimum
temperature dataset. Training was performed on a traditional TDR, which used a sigmoid
function and had 64 virtual nodes
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Figure 4.44: Actual test data (top) vs. predicted test data (bottom) for the minimum
temperature dataset. Training was performed on a traditional TDR, which used a sigmoid
function and had 64 virtual nodes

When compared to the prediction results of the full-precision TDR, the quantized
TDR performs worse with seemingly little correlation between the actual and predicted data for the test set. The predicted train data shows some periodic behavior,
but appears to overfit to the train data. The train data had correlation coefficient
of 0.42 with a standard deviation of 0.003, while the test data had a correlation
coefficient of 0.042 and a standard deviation of 0.013.
Overall, the quantized TDR performs worse than the full precision TDR due to
two factors. The first factor is the reduction in precision of the stored data within the
system to binary values. The second factor is the quantization of the original sigmoid
function to a step function. Both of these factors greatly detract from the performance
of the system, as the reduced precision reduces the amount of information stored at
each virtual node and the activation function becomes linear, breaking the prescribed
architecture of a TDR.
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We now compare the performance of the full-precision and quantized TDRs against
a SISR-based TDR for the minimum temperature dataset. The test setup was identical to the setup for the quantized TDR, with a separate TDR for each bit of input
data and collected and flattened states being passed to the output layer. Instead of
sweeping the number of virtual nodes, we swept the position of a single tap throughout a SISR whose characteristic polynomial had the order of 64. Figures 4.45-4.48
illustrate some of the more interesting results for specific configurations; namely the
cases where the SISR had the characteristic polynomials of x64 +x+1 and x64 +x32 +1.

Figure 4.45: Actual train data (top) vs. predicted train data (bottom) for the minimum
temperature dataset. Training was performed on a SISR-based TDR with characteristic
polynomial x64 + x + 1
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Figure 4.46: Actual test data (top) vs. predicted test data (bottom) for the minimum
temperature dataset. Training was performed on a SISR-based TDR with characteristic
polynomial x64 + x + 1

Figure 4.47: Actual test data (top) vs. predicted test data (bottom) for the minimum
temperature dataset. Training was performed on a SISR-based TDR with characteristic
polynomial x64 + x32 + 1
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Figure 4.48: Actual test data (top) vs. predicted test data (bottom) for the minimum
temperature dataset. Training was performed on a SISR-based TDR with characteristic
polynomial x64 + x32 + 1

As can be seen in Figure 4.45, the SISR-based TDR with characteristic polynomial
x64 +x+1 was able to replicate the pattern of the train data better than the quantized
TDR. However, the predicted test data does not contain any of the patterns of the
actual test data, indicating that the system was not able to generalize.
Figures 4.47 and 4.48 show vastly different results for the SISR-based TDR with
characteristic polynomial x64 + x32 + 1. The predicted train data appears more like
the predicted train data of the quantized TDR where the average predicted value is
the same for the first period of the actual train data, then changes to another average
value for the rest of the sequence. Similar to the x64 + x + 1 SISR, this configuration
was not able to generalize based on the test data. This can be observed by looking
at the predicted test data versus the actual test data in Figure 4.48.
In order to quantitatively demonstrate of how the SISR-based TDR performed on
this task, the correlations between the actual and predicted data for all configurations
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of SISR tested are shown in Figures 4.49 and 4.50.

Figure 4.49: Correlation coefficients of training data for the minimum daily temperature
dataset and the predicted data from SISRs with a single tap

Figure 4.50: Correlation coefficients of testing data for the minimum daily temperature
dataset and the predicted data from SISRs with a single tap
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The correlation between actual and predicted train data shows patterns that appear to be periodic. Upon closer inspection, the lowest correlation values can be seen
at points where the tap is placed at specific intervals in the SISR, such as halfway
through (position 32), one quarter through (position 16), and three quarters through
(position 48). This pattern is similar to the pattern of number of reachable states
discovered in section 4.1. It can be seen that for SISR configurations where a lower
number of states can be reached, the correlation between actual and predicted train
data is lower. Conversely, for configurations with a large number of reachable states
the correlation was much higher, reaching 0.50 in the case of a SISRs x64 + x + 1 and
x64 + x63 + 1.
Note that one of the lowest training data correlations was for the case where
there were no taps and the SISR had a characteristic polynomial of x64 + 1. This
configuration is equivalent to the quantized TDR, as there is only one feedback from
the final storage element in the sequence and the only function implemented is an
XOR between the feedback data and the next input.
As was seen with the correlation between actual test data and predicted test
data for both SISRs configured as x64 + x + 1 and x64 + x32 + 1, Figure 4.50 shows
that, on average, the predicted test data is uncorrelated with the actual data. The
highest correlation for test data is approximately 0.10, which is still lower that most
correlations for test data using the quantized TDR. Since the correlation is much
higher on the train data, the system appears to be overfitting.
In addition to looking at the correlation between actual and predicted data, we
also examine the correlation between those correlation coefficients and the average
Hamming distance between states for a minimal change in inputs for each configuration. Figures 4.51 and 4.52 illustrate the connection between these two metrics.
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Figure 4.51: Correlation coefficients of training data against predicted data vs. average
Hamming distance between minimally different inputs. Correlation between accuracy and
average Hamming distance was determined to be -0.239 with a confidence interval of [-0.425,
0.052]
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Figure 4.52: Correlation coefficients of testing data against predicted data vs. average
Hamming distance between minimally different inputs. Correlation between accuracy and
average Hamming distance was determined to be -0.201 with a confidence interval of [-0.050,
0.427]

As can be seen in Figure 4.51, there is a general downward trend in correlation
between actual and predicted data as the Hamming distance increases. This behavior
is likely due to the fact that for configurations with low average Hamming distance the
output states for similar inputs are more similar. It was determine that the correlation
between actual vs. predicted train data correlation and average Hamming distance
was -0.239 with a confidence interval of [-0.425, 0.052] and 0.201 with a confidence
interval of [-0.050, 0.427] for the test data.
We also determine the correlation between correlation of actual vs. predicted
data and total number of states traversable by a SISR to further understand how this
system can be tuned to perform best on this task. Figures 4.53 and 4.54 show the
results of this analysis.

77

Chapter 4. Results and Analysis

Figure 4.53: Correlation coefficients of training data against predicted data vs. total
traversable states between minimally different inputs. The x-axis represents the log2 of the
total states. Correlation between accuracy and total traversable states was determined to
be 0.973 with a confidence interval of [-0.364, 0.124]
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Figure 4.54: Correlation coefficients of training data against predicted data vs. total
traversable states between minimally different inputs. The x-axis represents the log2 of the
total states. Correlation between accuracy and total traversable states was determined to
be -0.128 with a confidence interval of [-0.364, 0.124]

As can be seen by the regression line plotted in both Figures, increasing the number of states traversable by the SISR does have a distinct impact on the performance
of the system for the training data, but there appears to be little correlation between
the number of traversable states and correlation between actual and predicted test
data. The correlation coefficients between the accuracy and number of traversable
states was determined to be 0.973 for the training data with a confidence interval of
[0.955, 0.983] and -0.128 for the test data with a confidence interval of [-0.364, 0.124],
indicating a strong relationship which resulted in overfitting for the train data but
very weak relationship for test data.
Unlike the regression line fitted to the correlation between accuracy and total
traversable states seen in Figures 4.39 and 4.40, we believe an order 1 polynomial best
fits the data seen here. This is due to the fact that the problem is not constrained
by a finite number of classes, so adding more possible states to the system provides
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a more complex response to inputs and therefore a potentially more precise system
output to be learned.
Based on these results and observations, it would appear that the SISR-based
TDR is better able to learn the training data than the quantized TDR, even if it
does not reach the same ability as the full-precision TDR. This is expected since the
SISR-based TDR still operates on purely binary data, the primary difference being
the nonlinear function stage of the design.
Unlike the full-precision TDR and quantized TDR, the SISR-based TDR struggles
with generalizing after it is trained on data. This may be due to the fact that the
nonlinear function implemented by the XOR feedback is not monotonically increasing, as most activation functions generally are. Additionally, this implementation of
a reservoir lacks the characteristic that previous inputs decay over time. More investigation must be conducted to fully understand the reasoning why the quantized
TDR did not overfit whereas the SISR reservoir did.
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5.1

Future Work

In order to fully explore the possibilities of using SISRs as TDRs, additional work and
analysis must be performed. Outlined here are different avenues of interest regarding
this topic.
• The SISR should be modified to more closely replicate the behavior of a traditional reservoir. The SISR architecture used in this work acts as a TDR in
ways, but the output state of the SISR-based TDR does not settle as it does in
a traditional TDR. This can be traced to the fact that the characteristic polynomial of an LFSR has a constant term, so as long as the state of the LFSR is
not all zeros it will never become all zeros without an external reset. This could
greatly impact the performance of the system, as having a decaying effect for
inputs is a key part of a reservoir system.
• The states that given SISRs can reach under any condition should be further
investigated. This will give more insight into whether or not the characteristic
polynomials of maximal length LFSRs truly result in a greater number of reachable states than the characteristic polynomials of non-maximal length LFSRs.
Additionally, the effect of the total number of reachable states on a SISR-based
TDR should be more quantitatively explored.
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• The number of iterations for which an input is held needs to be investigated.
For this work, we held the inputs for a number of iterations equal to the number
of virtual nodes. However, there is no rule of TDRs that dictates exactly how
long the input should be held.
• The number of taps in the system should be increased and the effects on average Hamming distance, total number of traversable states, and classification/regression performance should be analyzed.
• Create a hardware implementation of the SISR-based TDR. Since an SISR is
a digital construct, it can easily be implemented using power-efficient design
methods to minimize power consumption.
• Perform a theoretical investigation based on finite field theory.

5.2

Conclusion

This work presents and demonstrates a digital logic-based implementation of a TDR
using a SISR. The architecture is analyzed for how separable the state of the system
is for slightly different inputs and how well it performs on common classification and
regression tasks. When testing separability, it was determined that the number of
states reachable by the SISR can be deterministically controlled by using a SISR
with a single tap and altering the placement of the tap. We also determine that the
separability of the system when treated as a reservoir can also be tuned by using a
SISR with a single tap and altering the tap’s placement. We find that our system
performs worse than a traditional full-precision TDR for a regression task but better
than a TDR quantized to only operate on binary data. Both the full-precision and
quantized TDR perform poorly for the parity check and MNIST classification tasks
when formatted to be processed serially, but the SISR-based TDR shows aboveaverage performance for the parity check task when configured as a single reservoir
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format and high accuracy for the MNIST classification task when configured in a
parallel reservoir format. While these results are promising, further research must be
performed to address some aspects of the design that could be improved.
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